10/749,325

Filed

December 29, 2003

IN THE CLAIMS

Please amend Claims 10 and 25-28, and add new Claims 29-37 as follows:

5

1. (Original) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first TX symbol clock:

generating a 10-bit symbol on an IEEE 1394-compliant PHY having a port interface;

10

placing the generated 10-bit symbol on the port interface;

scrambling the 10-bit symbol;

encoding the 10-bit symbol;

placing the 10-bit symbol in a FIFO;

15

in accordance with a second TX clock, the second TX clock running at a different speed than the first TX clock:

removing the 10-bit symbol from the FIFO;

deriving an 8-bit byte from the removed 10-bit symbol; and

sending the 8-bit byte to an IEEE 802.3-compliant PHY.

20

- 2. (Original) The method of claim 1, wherein a symbol is removed from the FIFO on four out of every five GMII TX clock cycles.
- 3. (Original) The method of claim 1, wherein a null 10-bit symbol is placed in the FIFO if there are no 10-bit symbols present in the FIFO.
- 4. (Original) The method of claim 1, wherein the 8-bit byte is derived from the 10-bit symbol by using 8 bits from the extracted 10-bit symbol, and the two remaining bits are stored.
- 5. (Original) The method of claim 4, wherein a second 8-bit byte is derived by extracting from the FIFO a second 10-bit symbol and assembling an 8-bit byte from the stored two bits and six bits from the extracted second 10-bit symbol; the four remaining bits from the extracted second symbol are stored; and the second 8-bit byte is sent to the IEEE 802.3-compliant PHY.

30

25

6. (Original) The method of claim 5, wherein a third 8-bit byte is derived by extracting from the FIFO a third 10-bit symbol and assembling an 8-bit byte from the four stored bits and

10/749,325

Filed

5

10

15

20

25

30

December 29, 2003

four bits from the third extracted symbol; the six remaining bits from the extracted third symbol are stored; and the third 8-bit byte is sent to the IEEE 802.3-compliant PHY.

- 7. (Original) The method of claim 6, wherein a fourth 8-bit byte is derived by extracting from the FIFO a fourth 10-bit symbol, and assembling an 8-bit byte from the six stored bits and 2 bits from the extracted fourth 10-bit symbol; the eight remaining bits from the extracted fourth symbol are stored; and the fourth 8-bit byte is sent to the IEEE 802.3-compliant PHY.
- 8. (Original) The method of claim 7, wherein a fifth 8-bit byte is derived from the stored eight remaining bits and sent to the IEEE 802.3-compliant PHY.
- 9. (Original) The method of claim 1, further comprising, in accordance with a phase amplitude modulation clock, sending the received 8-bit byte from the IEEE 802.3-compliant PHY to a device in accordance with a phase amplitude modulation clock.
- 10. (Currently amended) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else if the received 8-bit byte does not contain a null symbol, then storing the 8-bit byte in a first register;

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register;

assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register; and

placing the assembled 10-bit symbol in a first FIFO;

in accordance with a second clock:

removing the 10-bit symbol from the first FIFO;

performing 8B10B and control decoding on the removed 10-bit symbol; and placing the decoded 10-bit symbol in a second FIFO;

in accordance with a third clock:

removing the decoded 10-bit symbol from the second FIFO; and

sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY.

10/749,325

Filed

December 29, 2003

- 11. (Original) The method of claim 10, wherein the second clock is phase locked to the third clock.
- 12. (Original) The method of claim 11, wherein frequency of null character deletion is used to control a phased locked loop, the phase locked loop associated with the second clock.
- 13. (Original) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first TX symbol clock:

generating a 10-bit symbol on an IEEE 1394-compliant PHY having a port interface;

10

5

placing the generated 10-bit symbol on the port interface;

performing flagged encoding the 10-bit symbol;

placing the 10-bit symbol in a FIFO;

in accordance with a second TX clock, the second TX clock running at a different speed than the first TX clock:

15

20

25

removing the 10-bit symbol from the FIFO;

deriving an 8-bit byte from the removed 10-bit symbol; and

sending the 8-bit byte to an IEEE 802.3-compliant PHY.

- 14. (Original) The method of claim 13, wherein a symbol is removed from the FIFO on four out of every five GMII TX clock cycles.
- 15. (Original) The method of claim 13, wherein a null 10-bit symbol is placed in the FIFO

if there are no 10-bit symbols present in the FIFO.

- 16. (Original) The method of claim 13, wherein the 8-bit byte is derived from the 10-bit symbol by using 8 bits from the extracted 10-bit symbol, and the two remaining bits are stored.
- 17. (Original) The method of claim 16, wherein a second 8-bit byte is derived by extracting from the FIFO a second 10-bit symbol and assembling an 8-bit byte from the stored two bits and six bits from the extracted second 10-bit symbol; the four remaining bits from the extracted second symbol are stored; and the second 8-bit byte is sent to the IEEE 802.3-compliant PHY.

30

Application No. : 10/749,325

5

10

15

20

25

30

Filed: December 29, 2003

18. (Original) The method of claim 17, wherein a third 8-bit byte is derived by extracting from the FIFO a third 10-bit symbol and assembling an 8-bit byte from the four stored bits and four bits from the third extracted symbol; the six remaining bits from the extracted third symbol are stored; and the third 8-bit byte is sent to the IEEE 802.3-compliant PHY.

19. (Original) The method of claim 18, wherein a fourth 8-bit byte is derived by extracting from the FIFO a fourth 10-bit symbol, and assembling an 8-bit byte from the six stored bits and 2 bits from the extracted fourth 10-bit symbol; the eight remaining bits from the extracted fourth symbol are stored; and the fourth 8-bit byte is sent to the IEEE 802.3-compliant PHY.

- 20. (Original) The method of claim 19, wherein a fifth 8-bit byte is derived from the stored eight remaining bits and sent to the IEEE 802.3-compliant PHY.
- 21. (Original) The method of claim 13, further comprising, in accordance with a phase amplitude modulation clock, sending the received 8-bit byte from the IEEE 802.3-compliant PHY to a device in accordance with a phase amplitude modulation clock.
- 22. (Original) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an IEEE 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else if the received 8-bit byte does not contain a null symbol, then storing the 8-bit byte in a first register;

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register;

assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register;

performing flagged decoding on the assembled 10-bit symbol and placing the assembled 10-bit symbol in a FIFO;

in accordance with a second clock:

removing the 10-bit symbol from the first FIFO; and sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY.

10/749,325

Filed

5

10

. 15

20

25

December 29, 2003

23. (Original) The method of claim 22, wherein a received data valid state is asserted on the IEEE 802.3-compliant PHY.

- 24. (Original) The method of claim 22, wherein the FIFO compensates for ppm differences between the IEEE 802.3-compliant PHY and the IEEE 1394-compliant PHY.
- 25. (Currently amended) An apparatus for transmitting data a data stream across a high-speed serial bus, the apparatus comprising:

an IEEE 802.3-compliant PHY having a GMII interface;

an IEEE 1394-compliant PHY in communication with the IEEE 802.3-compliant PHY;

a symbol insertion mechanism adapted to insert at least one symbol into the data stream

to facilitate transfer of the data stream at a rate associated with the high-speed serial bus;

a first connection, the first connection for transmitting data between a device and the IEEE 802.3-compliant PHY; and

a second connection, the second connection for transmitting data between a device and the IEEE 1394-compliant PHY.

26. (Currently amended) An apparatus for transmitting data a data stream across a high-speed serial bus, the apparatus comprising:

an IEEE 802.3-compliant PHY having a GMII interface;

an IEEE 1394-compliant PHY in communication with the IEEE 802.3-compliant PHY via a switch; the switch determining whether data transmission the data stream is [[be]] routed to the IEEE 802.3-compliant PHY or the IEEE 1394-compliant PHY;

a symbol insertion mechanism adapted to insert at least one symbol into the data stream to facilitate transfer of the data stream at a rate associated with the high-speed serial bus;

a first connection, the first connection for transmitting data between a device and the IEEE 802.3-compliant PHY; and

- a second connection, the second connection for transmitting data between a device and the IEEE 1394-compliant PHY.
- 27. (Currently amended) The apparatus of claim [[25]] <u>26</u>, further comprising an autonegotiation mechanism, the autonegotiation mechanism determining whether data is to be routed between the IEEE 802.3-compliant PHY and the IEEE 1394-compliant PHY.

10/749,325

Filed

5

10

15

20

25

30

December 29, 2003

28. (Currently amended) The apparatus of claim [[26]] <u>27</u>, wherein the autonegotiation mechanism determines whether data is to be routed through the IEEE 802.3-compliant PHY to the first connection.

29. (New) A method of transmitting data across a high-speed serial bus, the method comprising:

receiving an 8-bit byte on an 802.3-compliant PHY;

in accordance with a GMII RX clock:

if the received 8-bit byte contains a null symbol, then deleting the null symbol; else if the received 8-bit byte does not contain a null symbol, then storing the 8-bit byte in a first register:

receiving a second 8-bit byte that does not contain a null symbol and storing the second 8-bit byte in a second register;

assembling a 10-bit symbol from the 8-bit byte stored in the first register and appending two bits from the 8-bit byte stored in the second register; and

placing the assembled 10-bit symbol in a first FIFO;

in accordance with a second clock:

removing the 10-bit symbol from the first FIFO;

performing 8B10B and control decoding on the removed 10-bit symbol; and placing the decoded 10-bit symbol in a second FIFO;

in accordance with a third clock:

removing the decoded 10-bit symbol from the second FIFO; and sending the decoded 10-bit symbol to an IEEE 1394-compliant PHY;

wherein the second clock is phase locked to the third clock, the frequency of null character deletion is used to control a phased locked loop, and the phase locked loop is associated with the second clock.

30. (New) A method of transmitting data across at least a high-speed serial bus, the method comprising:

receiving a first multi-bit byte on a first physical interface;

in accordance with a first clock:

storing the first multi-bit without any null symbol in a first storage location;

10/749,325

Filed

5

10

15

20

25

December 29, 2003

receiving a second multi-bit byte that does not contain a null symbol and storing the second multi-bit byte in a second storage location;

assembling a multi-bit symbol from the byte stored in the first location and at least a portion of the byte stored in the second location; and

placing the multi-bit symbol in a first buffer;

in accordance with a second clock, moving the multi-bit symbol from the first buffer to a second buffer, said act of moving further comprising at least decoding the multi-bit symbol to produce a decoded symbol; and

in accordance with a third clock, sending the decoded symbol to a second physical interface.

- 31. (New) The method of claim 30, wherein said second clock is phase locked to the third clock.
- 32. (New) The method of claim 31, wherein said second interface utilizing a different communication protocol than the first interface.
- 33. (New) A method of transmitting data across a high-speed serial bus, the method comprising:

in accordance with a first clock:

generating a first multi-bit symbol on first physical interface having a port; placing the generated first symbol on the port;

scrambling the first symbol;

encoding the scrambled first symbol;

placing the scrambled symbol in a buffer;

in accordance with a second clock running at a different speed than the first clock:

deriving a multi-bit byte from the scrambled symbol; and

sending the multi-bit byte to a second physical interface, the second interface utilizing a different communication protocol than the first interface.

- 34. (New) The method of claim 33, further comprising removing the scrambled symbol from the buffer before performing said act of deriving.
- 35. (New) The method of claim 33, further comprising placing a null multi-bit symbol in the buffer if there are no scrambled multi-bit symbols present in the buffer.

10/749,325

Filed

5

December 29, 2003

36. (New) The method of claim 33, wherein the multi-bit byte is derived from the first symbol by using 8 bits from the scrambled symbol.

37. (New) The method of claim 33, further comprising, in accordance with a phase amplitude modulation clock, sending the received multi-bit byte from the second interface to a device in accordance with a phase amplitude modulation clock.